Site Sponsors
  • Park Systems - Manufacturer of a complete range of AFM solutions
  • Oxford Instruments Nanoanalysis - X-Max Large Area Analytical EDS SDD
  • Strem Chemicals - Nanomaterials for R&D
Posted in | Nanoelectronics

Creative Chips’ 180-nm CMOS Controller Designed Using Synopsys' Galaxy Solution

Published on August 6, 2010 at 2:56 AM

Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Creative Chips, a mixed-signal semiconductor IC provider, has taped out its most complex mixed-signal chip to date using Synopsys' Galaxy™ Implementation Platform.

The 180-nanometer (nm) CMOS industrial bus controller contains complex analog and digital blocks that were created using the Galaxy cell-based physical implementation solution and Synopsys' Galaxy Custom Designer® custom implementation solution as a unified platform to accelerate time-to-market. The Custom Designer solution was also used for full-chip editing and final chip-finishing tasks. Using this unified solution enabled Creative Chips to meet its aggressive schedule and die-size requirements.

"A single platform for both custom and cell-based design gives us the productivity gains we need to implement our complex mixed-signal designs more quickly," said Dr. Lutz Porombka, managing director of Creative Chips. "Custom Designer's tight integration within the Galaxy Implementation Platform provided us with a streamlined design flow, allowing us to focus more on our design and less on tool integration issues."

Creative Chips' latest design contains a large digital logic core and custom digital and analog components, including phase-locked loops (PLLs), voltage regulators and embedded RAM. Creative Chips' challenge was to integrate this complex mixed-signal design on a cost-effective mainstream process while meeting its customer's tight schedule and die size requirements. The Custom Designer solution was used to complete the layout for custom digital and analog blocks, Synopsys' HSPICE® circuit simulator was used for the pre-layout simulations, and the CustomSim™ FastSPICE simulator was used to verify the extracted netlists from the StarRC™ extraction tool. After final signoff using Synopsys' IC Validator for layout versus schematic (LVS) and design rule checking (DRC), the design was successfully taped out.

"Custom Designer continues to build momentum both in terms of customer adoption and technology innovation due to its open environment and integration within the Galaxy Implementation Platform," said Bijan Kiani, vice president of product marketing at Synopsys. "Customers such as Creative Chips are realizing higher productivity in designing complex mixed-signal devices by adopting Synopsys' unified solution for mixed-signal design."

Source: http://www.synopsys.com/

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Submit