Site Sponsors
  • Strem Chemicals - Nanomaterials for R&D
  • Oxford Instruments Nanoanalysis - X-Max Large Area Analytical EDS SDD
  • Park Systems - Manufacturer of a complete range of AFM solutions
Posted in | Nanoelectronics

Early Development of 32nm CMOS Technology to be Demonstrated at ICT 2010

Published on September 24, 2010 at 4:19 AM

STMicroelectronics (NYSE: STM), the leader of the EU Sixth Framework Program PULLNANO Advanced Technology Research and development project, today announced that PULLNANO has been selected and invited to be demonstrated at ICT 2010, an event organized by the European Commission and hosted by the Belgian Presidency of the European Union, to be held on September 27-29, 2010 in Brussels.

Successfully concluded at the end of 2008, the PULLNANO FP6 project focused on the early development of the 32nm generation of CMOS technology, enabling European chip manufacturers to maintain their strong contribution to the worldwide microelectronics industry.

The PULLNANO project achieved its four main goals and has paved the way for new challenging system-on-chip designs and market introductions. Project partners sent 171 deliverables, published 217 papers in scientific journals, filed six new patent applications, and gave 353 presentations at international conferences. 

At ICT 2010, on booth number '3096', PULLNANO will demonstrate concrete applications enabled by the most advanced CMOS technology nodes.

One example, in Home Entertainment and Displays, STMicroelectronics will demonstrate the potential and capabilities of its STi7108 for end-user applications. The STi7108 is the first in ST's third generation of high-definition chips implementing unprecedented CPU performance to provide end users with an exciting 3D HDTV experience. It also delivers market-leading energy efficiency, using its low-power, configurable architecture and ST's low-power manufacturing process. The 45nm CMOS technology for the STi7108 is derived from the EU Sixth Framework Program (FP6) NANOCMOS project, which carried out initial screening and demonstration of appropriate materials, device and interconnect architectures, and provided inputs both for the PULLNANO and the Eureka/MEDEA+ FOREMOST projects (finalist of the 2010 Eureka Innovation Award).

"It is important that the European chip industry maintains its own complete semiconductor ecosystem," said Dr. Gilles Thomas, STMicroelectronics PULLNANO Coordinator. "This recognition at ICT demonstrates that the collective effort of Europe's leading chip manufacturers, equipment and material suppliers, and industry-oriented research institutions and universities, can partner to develop advanced knowledge that will keep the European chip industry as a leading presence in the worldwide microelectronics landscape."

Advanced research of PULLNANO is continuing into a final development phase (project UTTERMOST) within the EUREKA/CATRENE cluster.

Source: http://www.st.com/

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Submit