Site Sponsors
  • Park Systems - Manufacturer of a complete range of AFM solutions
  • Strem Chemicals - Nanomaterials for R&D
  • Oxford Instruments Nanoanalysis - X-Max Large Area Analytical EDS SDD
Posted in | Nanoelectronics

Synopsys Announces New Extensions for Parasitic Modeling at 28 nm Nodes

Published on February 2, 2011 at 6:30 AM

Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced new extensions to its open source-licensed Interconnect Technology Format (ITF) which enables modeling of more complex device structures and interconnect layers for parasitic extraction tools at 28-nanometer (nm) and below process technologies.

Synopsys collaborated with the members of the Interconnect Modeling Technical Advisory Board (IMTAB) of the IEEE Industry Standards and Technology Organization (IEEE-ISTO) to define these new extensions, which have been ratified by IMTAB members including Altera Corporation, AMD, Apache Design Solutions, GLOBALFOUNDRIES, LSI Corporation, Magma Design Automation, NVIDIA, Qualcomm, STMicroelectronics and Synopsys.

"IMTAB members are dedicated to addressing the industry's most complex parasitic modeling challenges seen in advanced silicon processes and are providing an efficient technical forum to facilitate the evolution of an interoperable format for interconnect modeling," said Bari Biswas, chair of IMTAB and senior director of engineering for extraction solutions at Synopsys. "It is encouraging to see ITF licensed by more than 25 semiconductor companies and the top 4 EDA vendors since its open source availability in June of 2010. We look forward to building on the momentum and broad adoption of ITF as the interoperable format of choice for advanced node design."

The new IMTAB ratified extensions to ITF include:

  • Device conductor layer type specification to define a conductor's function based on the geometric characteristics
  • High-k gate oxide thickness and dielectric constant specification for accurate capacitance calculation
  • 2-dimensional table to model rectangular via etch as a function of length and width
  • Area-dependent temperature coefficient table for accurate via resistance calculation
  • Model format to describe through-silicon via (TSV) for on-chip extraction to support 3-dimensional IC and silicon interposer design methodologies

"IMTAB members are collaborating to address real-world challenges facing the semiconductor industry in sub-28-nanometer process nodes," said Peter Lefkin, business development and marketing executive at IEEE-ISTO. "The fast pace of innovation in the ITF modeling, as driven by IMTAB, will help the industry coalesce around a single proven format to improve tool interoperability and speed design flows, offering tremendous benefits to all."

Source: http://www.synopsys.com/

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Submit