Cadence, Samsung Develop 20 nm Design Methodology

Cadence Design Systems, in collaboration with Samsung Electronics, has devised a methodology for 20-nm design that uses the latest technologies such as double patterning technology for internal test chips and joint customer implementation.

The new20-nm design methodology is designed for mobile consumer electronics applications to facilitate design at 20 nm and upcoming process nodes. Double patterning is a significant technology to lithography that provides higher routing density for sophisticated process nodes. Double patterning creates two masks for chip production by partitioning every metal layer of designs, thus providing smaller silicon area and higher metal density for 20-nm process node and below.

This advancement is the latest achievement in a multi-year partnership between Cadence and Samsung to design ICs at sophisticated process nodes. The Cadence Virtuoso custom/analog flow, Cadence signoff solutions, and Encounter RTL-to-GDSII flow were qualified for and implemented with Samsung’s 20-nm fabrication technology.

The Encounter Digital Implementation (EDI) System enabled an automated methodology to perform double patterning-correct placement and routing for the chip’s digital parts, utilizing its yet to be patented FlexColor technology to achieve real-time colorization. The EDI System provides DRC accuracy and die-area efficiency during placement, routing and optimization. The Cadence Encounter Power System, Encounter Timing System and QRC Extraction have been used for final signoff. QRC Extraction has been improved to accept manifold extraction values to handle difference in double-patterning alignment.

Cadence’s Senior Vice President of Research and Development for Silicon Realization Group, Dr. Chi-Ping Hsu stated that the company’s methodologies and tools for 20-nm design and Samsung’s production knowledge at advanced nodes have made this project a great success. The company expects many such technology advancements through its partnership with Samsung to facilitate customers at the 20-nm process node and below.

Source: http://www.cadence.com

Will Soutter

Written by

Will Soutter

Will has a B.Sc. in Chemistry from the University of Durham, and a M.Sc. in Green Chemistry from the University of York. Naturally, Will is our resident Chemistry expert but, a love of science and the internet makes Will the all-rounder of the team. In his spare time Will likes to play the drums, cook and brew cider.

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Soutter, Will. (2019, February 12). Cadence, Samsung Develop 20 nm Design Methodology. AZoNano. Retrieved on April 29, 2024 from https://www.azonano.com/news.aspx?newsID=24996.

  • MLA

    Soutter, Will. "Cadence, Samsung Develop 20 nm Design Methodology". AZoNano. 29 April 2024. <https://www.azonano.com/news.aspx?newsID=24996>.

  • Chicago

    Soutter, Will. "Cadence, Samsung Develop 20 nm Design Methodology". AZoNano. https://www.azonano.com/news.aspx?newsID=24996. (accessed April 29, 2024).

  • Harvard

    Soutter, Will. 2019. Cadence, Samsung Develop 20 nm Design Methodology. AZoNano, viewed 29 April 2024, https://www.azonano.com/news.aspx?newsID=24996.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.