Posted in | News | Nanoelectronics

SUSS MicroTec and Fraunhofer Launch Technology for Wafer Processing

SUSS MicroTec,(FWB:SMH)(GER:SMH) a global supplier of equipment and process solutions for the semiconductor industry and related markets, and Fraunhofer for Surface Engineering and Thin Films IST today announced the launch of SELECT, a technology for bond aligner and mask aligner that selectively activates parts of wafer surfaces through plasma. Local treatment of the surface prior to wafer processing replaces standard process steps and reduces the overall cost per wafer.

Selective plasma activation can be applied to a variety of MEMS, optical and solar applications using direct wafer bonding or surface modification for the creation of micro mirror arrays, micro valves, sensors or micro fluidic channels. The SELECT toolkit is an upgrade option of SUSS MicroTec’s MA/BA8 Gen3.

The patent pending technology of Fraunhofer IST bases upon atmospheric pressure plasma selectively modifying the molecular level surface. Conventional surface treatment of complete wafers without selection can damage the functionality of micro components or electronics. With selective treatment it is possible to protect those sensitive areas by activating only specific parts of the wafer. Selective plasma activation is used with planar wafers as well as with topography wafers where plasma activation is provided either in the cavities or on the elevated structures.

“While selective plasma treatment in wafer bonding applications significantly reduces the post-bond anneal temperature from 1000°C down to 200°C, it also protects sensitive devices. The technology therefore impressively increases the process window for direct bonding”, said Prof. Dr. Günter Bräuer, the director of the Fraunhofer IST. “With SUSS MicroTec’s SELECT toolkit applied in both direct bonding as well as other wafer processing applications a ground-breaking new approach seems possible for device processing in the semiconductor industry.”

“The treatment of selected parts of wafers reduces the costs of producing a device through streamlining processes and increasing throughput at the same time”, explained Frank Averdung, President and CEO of SUSS MicroTec AG. “The new technology has the potential to completely change the cost-of-ownership model for a large variety of applications. This creates an interesting opportunity for the customers of our latest manual mask aligner generation.”



Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    SUSS MicroTec AG. (2019, February 13). SUSS MicroTec and Fraunhofer Launch Technology for Wafer Processing. AZoNano. Retrieved on December 07, 2022 from

  • MLA

    SUSS MicroTec AG. "SUSS MicroTec and Fraunhofer Launch Technology for Wafer Processing". AZoNano. 07 December 2022. <>.

  • Chicago

    SUSS MicroTec AG. "SUSS MicroTec and Fraunhofer Launch Technology for Wafer Processing". AZoNano. (accessed December 07, 2022).

  • Harvard

    SUSS MicroTec AG. 2019. SUSS MicroTec and Fraunhofer Launch Technology for Wafer Processing. AZoNano, viewed 07 December 2022,

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type