Posted in | Nanosensors

SiliconBlue Technologies’ MobileFPGA Roadmap to Utilize TSMC’s 40nm Low Power Standard CMOS Process

Santa Clara, California-based SiliconBlue Technologies, a provider of Custom Mobile Device systems for portable applications, has launched its mobile FPGA platform that incorporates TSMC’s power-efficient CMOS process.

The platform is based on Moore’s Law and will offer more than15 nano-sized products measuring less than 50mm2.

The ‘Los Angeles’ features interface support for SLIMbus and USB 2.0-based HSIC and ULPI standards, focusing on sensor monitoring and port extension necessities when needed. These developments are governed by the increasing application of sensors in portable applications. The ‘San Francisco’ features 1080p support with HDMI and MIPI interfaces. It is suitable for use in video, multi-display, and high-bandwidth memory interface systems, focusing on video and image monitoring viewed on portable and home solutions.

The created two families are distinct and are applicable in two segments where smart phones differ from other mobiles, according to Kapil Shankar, chief executive officer of SiliconBlue.

Source: http://www.siliconbluetech.com/

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Chai, Cameron. (2019, February 12). SiliconBlue Technologies’ MobileFPGA Roadmap to Utilize TSMC’s 40nm Low Power Standard CMOS Process. AZoNano. Retrieved on May 25, 2020 from https://www.azonano.com/news.aspx?newsID=22181.

  • MLA

    Chai, Cameron. "SiliconBlue Technologies’ MobileFPGA Roadmap to Utilize TSMC’s 40nm Low Power Standard CMOS Process". AZoNano. 25 May 2020. <https://www.azonano.com/news.aspx?newsID=22181>.

  • Chicago

    Chai, Cameron. "SiliconBlue Technologies’ MobileFPGA Roadmap to Utilize TSMC’s 40nm Low Power Standard CMOS Process". AZoNano. https://www.azonano.com/news.aspx?newsID=22181. (accessed May 25, 2020).

  • Harvard

    Chai, Cameron. 2019. SiliconBlue Technologies’ MobileFPGA Roadmap to Utilize TSMC’s 40nm Low Power Standard CMOS Process. AZoNano, viewed 25 May 2020, https://www.azonano.com/news.aspx?newsID=22181.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Submit