Posted in | News | Nanoelectronics

Cadence Increases Tool Support in TSMC's 65nm Integrated Signoff Flow

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced that it increases tool support in TSMC's 65-nanometer Integrated Signoff Flow by introducing RTL Compiler, EDI System, QRC Extraction and Encounter Timing System for Signal Integrity into it.

By following fully validated, scripted and documented procedures within TSMC's Integrated Signoff Flow, mutual customers can now establish an end-to-end RTL-to-GDSII flow with predictable, shorter time-to-volume for their 65-nanometer designs.

Global Unichip, a member of TSMC's Open Innovation Platform eco-system, partnered with TSMC and Cadence in the beta test of Integrated Signoff Flow. "Starting from 2008, we have successfully taped out over 20 65-nanometer projects annually using Cadence-based flow," said CC Hsieh, vice president of Design Service at Global Unichip. "The collaboration with TSMC and Cadence in Integrated Signoff Flow is a great opportunity to further enhance our design flow efficiency and a critical step to bring more success to our customers."

"To be successful in implementing their low-power, high-performance SOC designs, our mutual customers need a proven best-in-class methodology that allows them to get their design ready for high volume production," said ST Juang, senior director of design infrastructure marketing at TSMC. "In line with this, we have worked closely with Cadence to expand EDA tool support in TSMC Integrated Signoff Flow by integrating their implementation and RC extraction capabilities into our flow."

"Cadence and TSMC have been working closely to ensure that designers achieve their design goals as fast as possible when using our solutions," said Dr. Chi-Ping Hsu, senior vice president of Implementation R&D. "By qualifying EDI System and RTL Compiler, our customers can now get the best of both worlds: large-scale, high-performance physical synthesis and design closure capabilities in EDI System and RTL compiler, backed by the world-class manufacturing that results from using TSMC's Integrated Signoff Flow."

Source: http://www.cadence.com

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    TSMC Taiwan Semiconductor Manufacturing Company. (2019, February 13). Cadence Increases Tool Support in TSMC's 65nm Integrated Signoff Flow. AZoNano. Retrieved on April 14, 2024 from https://www.azonano.com/news.aspx?newsID=16986.

  • MLA

    TSMC Taiwan Semiconductor Manufacturing Company. "Cadence Increases Tool Support in TSMC's 65nm Integrated Signoff Flow". AZoNano. 14 April 2024. <https://www.azonano.com/news.aspx?newsID=16986>.

  • Chicago

    TSMC Taiwan Semiconductor Manufacturing Company. "Cadence Increases Tool Support in TSMC's 65nm Integrated Signoff Flow". AZoNano. https://www.azonano.com/news.aspx?newsID=16986. (accessed April 14, 2024).

  • Harvard

    TSMC Taiwan Semiconductor Manufacturing Company. 2019. Cadence Increases Tool Support in TSMC's 65nm Integrated Signoff Flow. AZoNano, viewed 14 April 2024, https://www.azonano.com/news.aspx?newsID=16986.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.