Synopsys Announces New Extensions to its Open-Source Interconnect Technology Format

Synopsys, Inc. today announced new extensions to its open-source Interconnect Technology Format (ITF) which enable modeling of complex device and interconnect parasitic effects at the advanced 10-nanometer (nm) process node. The new extensions include modeling of variation effects due to multi-patterning technology (MPT).

Synopsys collaborated with the members of the Interconnect Modeling Technical Advisory Board (IMTAB) (member list available at www.imtab.org), an IEEE-ISTO Federation Member Program, to define and ratify these new extensions. They will be available in the upcoming open-source ITF version 2015.06.

"Enabling productive design and analysis for a colored layout flow, while also providing a solution to model increased parasitic variation due to MPT approaches, is critical at 10 nm," said Bari Biswas, vice president of engineering for extraction solutions at Synopsys and chair of IMTAB. "Through our collaboration with IMTAB members and leading foundries, Synopsys developed an innovative solution that extended the existing variation models in ITF to become intrinsically color-aware to more accurately model mask dependency while fitting seamlessly into a designer's existing flow."

"ITF continues to be the cornerstone of parasitic modeling in the semiconductor industry," said Marco Migliaro, President, IEEE-ISTO. "The new 10-nm models represent the fourth successive generation of model extensions fostered by the IMTAB consortium.  IEEE-ISTO looks forward to continuing our support of the IMTAB mission to drive increased tool interoperability through the ITF common open-source modeling format."

MPT is an evolution of the double patterning technology (DPT) first introduced by foundries at the 20-nm process node, and it further extends the use of immersion lithography to 10 nm and below. However, MPT imposes tighter requirements on design implementation and analysis to support layout decomposition into different masks (coloring) and manage increased variation due to misalignment of the multiple masks. Synopsys' advanced MPT solution ratified by IMTAB for 10 nm includes color-aware models that cover all leading foundry manufacturing techniques including sequential litho-etch patterning, for example, triple patterning (LELELE) and quadruple patterning (LELELELE), as well as spacer-assisted/self-aligned patterning, for example, self-aligned double patterning (SADP) and self-aligned quadruple patterning (SAQP).

In addition to MPT modeling, Synopsys has introduced other ITF extensions approved by IMTAB for more accurate via resistance and device capacitance extraction at advanced FinFET process nodes. At 10nm, via resistivity has increased significantly with growing conductor environment context, so the existing self-aligned via resistance variation model has been extended to include coverage from top and bottom conductors. In addition, new ITF models have been added to accurately extract the floating gate to diffusion contact capacitance for polycide on diffusion edge (PODE) devices and spacer dielectric between gate polycide and contact, both of which are critical to regulating device performance.

Source: http://www.synopsys.com/

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Synopsys, Inc.. (2019, February 11). Synopsys Announces New Extensions to its Open-Source Interconnect Technology Format. AZoNano. Retrieved on March 03, 2024 from https://www.azonano.com/news.aspx?newsID=32612.

  • MLA

    Synopsys, Inc.. "Synopsys Announces New Extensions to its Open-Source Interconnect Technology Format". AZoNano. 03 March 2024. <https://www.azonano.com/news.aspx?newsID=32612>.

  • Chicago

    Synopsys, Inc.. "Synopsys Announces New Extensions to its Open-Source Interconnect Technology Format". AZoNano. https://www.azonano.com/news.aspx?newsID=32612. (accessed March 03, 2024).

  • Harvard

    Synopsys, Inc.. 2019. Synopsys Announces New Extensions to its Open-Source Interconnect Technology Format. AZoNano, viewed 03 March 2024, https://www.azonano.com/news.aspx?newsID=32612.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit
Azthena logo

AZoM.com powered by Azthena AI

Your AI Assistant finding answers from trusted AZoM content

Your AI Powered Scientific Assistant

Hi, I'm Azthena, you can trust me to find commercial scientific answers from AZoNetwork.com.

A few things you need to know before we start. Please read and accept to continue.

  • Use of “Azthena” is subject to the terms and conditions of use as set out by OpenAI.
  • Content provided on any AZoNetwork sites are subject to the site Terms & Conditions and Privacy Policy.
  • Large Language Models can make mistakes. Consider checking important information.

Great. Ask your question.

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.