Imec improves performance and reliability of deeply-scaled CMOS logic devices

Silicidation, amorphisation, doping and the introduction of junction-less nanowire devices pave the way to silicon CMOS devices beyond the 5nm technology node

Cross-section of JL nanowires with or without an acceptor type interface, cut along the middle of the gate. The electrostatic potential is asymmetric when a trap is introduced; the squeezed channel improves the electrostatics and the subthreshold slope.

At this week’s IEEE International Electron Devices Meeting 2015, nano-electronics research center imec presented breakthrough results to increase performance and improve reliability of deeply scaled silicon CMOS logic devices.

Continued transistor scaling has resulted in increased transistor performance and transistor densities for the last 50 years. With transistor scaling reaching the critical limits of atomic dimensions, imec’s R&D program on advanced logic scaling targets the new and mounting challenges for performance, power, cost, and density scaling to future process technologies.

Imec is looking into extending silicon CMOS technology by tackling the detrimental impact of parasitics on device performance and reliability, and by introducing novel architectures such as gate-all-around nanowires, that are considered to improve short channel control.

One of the achievements is a record low contact resistivity of 1.5 Ωcm2 for n-Si that was realized by combing dynamic surface anneal (DSA) to enhance P activation in highly-doped Si:P, with Ge pre-amorphisation and Ti silicidation.

Imec also presented a decreased access resistance in NMOS Si bulk finFETs by applying extension doping by phosphorus doped silicate glass (PSG) to achieve damage free and uniform sidewall doping of the fin. Finally, imec introduced junction-less high-k metal-gate-all-around nanowires to improve on- and off-state hot carrier reliability.

I am extremely proud with the record number of 23 papers that we present at this year’s IEDM2015. Our presence rewards and confirms our leading position in advanced semiconductor R&D. As much as 10 of the presented papers concerned the different aspects of our advanced logic program.

Next to our research efforts to extend silicon CMOS technology into 7nm technology node and beyond. We are looking into beyond silicon CMOS, integrating high mobility materials to increase the channel mobility, and explore new concepts beyond silicon such as spintronics and 2D materials.

Luc Van den hove - President and CEO, imec

Imec’s research into advanced logic scaling is performed in cooperation with imec’s key partners in its core CMOS programs including GlobalFoundries, Intel, Micron, Panasonic, Qualcomm, Samsung, SK Hynix, Sony and TSMC.

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    IMEC. (2019, February 11). Imec improves performance and reliability of deeply-scaled CMOS logic devices. AZoNano. Retrieved on June 17, 2019 from https://www.azonano.com/news.aspx?newsID=34197.

  • MLA

    IMEC. "Imec improves performance and reliability of deeply-scaled CMOS logic devices". AZoNano. 17 June 2019. <https://www.azonano.com/news.aspx?newsID=34197>.

  • Chicago

    IMEC. "Imec improves performance and reliability of deeply-scaled CMOS logic devices". AZoNano. https://www.azonano.com/news.aspx?newsID=34197. (accessed June 17, 2019).

  • Harvard

    IMEC. 2019. Imec improves performance and reliability of deeply-scaled CMOS logic devices. AZoNano, viewed 17 June 2019, https://www.azonano.com/news.aspx?newsID=34197.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Submit