65nm Common Power Format (CPF)-Enabled Reference Flow Available from Lightspeed Logic

Lightspeed Logic, the leading provider of mask reconfigurable IP, today announced immediate availability of the 65-nanometer Common Power Format (CPF)-enabled reference flow for Lightspeed Logic’s Reconfigurable Logic IP. This reference flow enables SOC designers to accelerate time-to-market for low-power designs using Lightspeed Logic’s Reconfigurable Logic IP.

“We are pleased to collaborate with Cadence in the creation of this reference flow, delivering unparalleled quality of results to our mutual customers,” said Dave Holt, President and CEO, Lightspeed Logic. “Together with our Reconfigurable Logic, this flow allows customers to meet timing, signal-integrity, low-power requirements, and design-for-manufacturability objectives more rapidly, and with better quality of results than alternative solutions.”

SOC designers are now enabled to create a flexible chip architecture, significantly reducing design cost and speeding time-to-market. The lithography-aware routing in the reference flow coupled with the regular structure of the Reconfigurable Logic tile-based architecture helps reduce lithography related variability challenges at 65 nanometers and below. The reference flow is a complete flow from RTL to GDSII incorporating the CPF-based Cadence® Low Power Solution including design environments for logic synthesis, simulation, routing, functional verification, power optimization, timing and SI closure, and IR physical simulation coupled with Lightspeed Logic’s DesignBuilderTM tool, which is used for placement, mapping, clock tree synthesis, and buffering.

“We are pleased to work with Lightspeed Logic to add support of the Cadence Low Power Solution to their reference flow,” said Jan Willis, senior vice president of Industry Alliances at Cadence.“With the addition of Lightspeed Logic, ecosystem support for CPF continues to be the only proven solution and has the broadest list of industry support.”

Lightspeed Logic’s Reconfigurable Logic delivers a density and performance breakthrough for mask reconfigurable solutions, achieving 80 percent the density of traditional methodologies for multi-million gate logic blocks, twice the density of competing mask reconfigurable solutions.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.