SMIC, Synopsys Report Availability of DesignWare IP on 40-nm Low-Leakage Process Technology
Semiconductor Manufacturing International (SMIC) and Synopsys have reported that a wide range of Synopsys DesignWare IP is available for SMIC 40-nm low-leakage (40LL) process technology.
The SMIC 40LL process integrates cutting-edge immersion lithography, ultra low-k dielectric, ultra shallow junction and strain engineering to provide the optimal power and performance needed for consumer and mobile multimedia devices. This broad portfolio of proven IP for SMIC's cutting-edge low-power process allows designers to integrate more capabilities into their sophisticated system-on-chip (SoC) designs with minimal risk and quicker market-reach time.
Since 2005, Synopsys has delivered a broad set of IP for SMIC processes ranging between 130 nm and 40 nm through its partnership with SMIC. Synopsys DesignWare IP that are offered now or slated to be offered later in 2012 for the SMIC 40LL process include
- Interface IP for commonly utilized protocols such as DDR, SATA, MIPI, PCI Express 2.0/1.1, USB 2.0/3.0 and HDMI that lowers interoperability risk
- Logic libraries and embedded memories that allow designers to attain low power and high speed throughout the whole SoC
- Optimized audio codec and data converter IP for a variety of low-power and high-performance applications
SMIC’s Chief Business Officer, Chris Chi stated that the availability of a wide range of silicon-proven IP for high-performance, low-power process technology is essential for firms designing SoCs for use in multimedia consumer applications in China and all over the globe.
Synopsys’ Vice President of Marketing for IP and systems, John Koeter commented that by offering the company’s proven IP for SMIC's 40LL process enables designers to leverage SMIC's cutting-edge low-leakage process technology and incorporate high-quality IP with minimal risk.
Written by
Will has a B.Sc. in Chemistry from the University of Durham, and a M.Sc. in Green Chemistry from the University of York. Naturally, Will is our resident Chemistry expert but, a love of science and the internet makes Will the all-rounder of the team. In his spare time Will likes to play the drums, cook and brew cider.
Please use one of the following formats to cite this article in your essay, paper or report:
APA
Soutter, Will. (2019, February 12). SMIC, Synopsys Report Availability of DesignWare IP on 40-nm Low-Leakage Process Technology. AZoNano. Retrieved on February 04, 2026 from https://www.azonano.com/news.aspx?newsID=25232.
MLA
Soutter, Will. "SMIC, Synopsys Report Availability of DesignWare IP on 40-nm Low-Leakage Process Technology". AZoNano. 04 February 2026. <https://www.azonano.com/news.aspx?newsID=25232>.
Chicago
Soutter, Will. "SMIC, Synopsys Report Availability of DesignWare IP on 40-nm Low-Leakage Process Technology". AZoNano. https://www.azonano.com/news.aspx?newsID=25232. (accessed February 04, 2026).
Harvard
Soutter, Will. 2019. SMIC, Synopsys Report Availability of DesignWare IP on 40-nm Low-Leakage Process Technology. AZoNano, viewed 04 February 2026, https://www.azonano.com/news.aspx?newsID=25232.
We're committed to providing free access to quality science. By registering and providing insight into
your preferences you're joining a community of over 1m science interested individuals and help us to
provide you with insightful content whilst keeping our service free.
or
Terms
While we only use edited and approved content for Azthena
answers, it may on occasions provide incorrect responses.
Please confirm any data provided with the related suppliers or
authors. We do not provide medical advice, if you search for
medical information you must always consult a medical
professional before acting on any information provided.
Your questions, but not your email details will be shared with
OpenAI and retained for 30 days in accordance with their
privacy principles.
Please do not ask questions that use sensitive or confidential
information.
Read the full Terms & Conditions.