SMIC Unveils 40-nm Reference Flow for Low-Power Chips

An advanced-node, low-power integrated circuit (IC) design reference flow has been unveiled by Semiconductor Manufacturing International (SMIC) using its 40-nm production process and Cadence Design Systems’ Cadence Encounter digital technology.

The SMIC-Cadence flow will help designers to rapidly create complex SoC designs for numerous low-power applications such as consumer electronics, including smartphones and tablets. Designs are automated with sophisticated power management features through this new IC design reference flow.

The new reference flow is a production-proven technique that is totally integrated to the comprehensive and integrated Cadence RTL to GDSII flow such as Cadence physical verification system, Cadence CMP predictor, Cadence QRC, Encounter power system, Encounter timing system, Encounter digital implementation system, Encounter conformal low power, and Encounter RTL compiler.

Cadence Design Systems’ Group Director for Strategic Alliances, John Murphy stated that SMIC and Cadence have partnered to help common customers to leverage a complete set of digital technologies, including physical verification, closed loop low-power verification, power domain aware physical synthesis, and flat power aware deployment with signal integrity and timing closure. The combination of the new design reference flow and SMIC’s 40-nm production process offers customers a unique approach to low-power design that improves their market-reach time with reduced power consumption.

The Vice President for SMIC Design Service, Tianshen Tang stated that design teams are now able to obtain faster time-to-volume for sophisticated low-power 40-nm designs by utilizing this, low-power, interoperable, common power format-based reference flow from RTL to GDSII flow.

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Semiconductor Manufacturing International Corporation (SMIC). (2019, February 12). SMIC Unveils 40-nm Reference Flow for Low-Power Chips. AZoNano. Retrieved on November 06, 2024 from https://www.azonano.com/news.aspx?newsID=24661.

  • MLA

    Semiconductor Manufacturing International Corporation (SMIC). "SMIC Unveils 40-nm Reference Flow for Low-Power Chips". AZoNano. 06 November 2024. <https://www.azonano.com/news.aspx?newsID=24661>.

  • Chicago

    Semiconductor Manufacturing International Corporation (SMIC). "SMIC Unveils 40-nm Reference Flow for Low-Power Chips". AZoNano. https://www.azonano.com/news.aspx?newsID=24661. (accessed November 06, 2024).

  • Harvard

    Semiconductor Manufacturing International Corporation (SMIC). 2019. SMIC Unveils 40-nm Reference Flow for Low-Power Chips. AZoNano, viewed 06 November 2024, https://www.azonano.com/news.aspx?newsID=24661.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.