Achronix Utilizes Synopsys Implementation Solution for FinFET-Based Speedster22i SoCs

Synopsys, Inc., a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced that Achronix Semiconductor has successfully used both Synopsys' IC Compiler™ physical design and IC Validator physical verification solutions to sign off its Speedster22i® FPGA – the industry's first system-on-chip (SoC) design using FinFET transistors.

Enabled by FinFET technology, Achronix's Speedster22i promises significant power, performance and cost benefits relative to competitive offerings. Synopsys' IC Compiler physical implementation tool has been enhanced to support correct-by-construction implementation of all FinFET-specific design rules, while the IC Validator physical verification tool used foundry rule decks to enable fast, accurate verification of FinFET-based SoCs and extraction of new FinFET device parameters. IC Compiler and IC Validator are now the standard solutions for place-and-route, design-rule-checking (DRC), and layout-vs.-schematic (LVS) checking in Achronix's design flow.

"Our experience with a 22-nanometer test chip impressed us with Synopsys' ability to handle the complex technology requirements demanded by our FinFET-based process," said Rahul Nimaiyar, vice president of hardware engineering at Achronix. "The quality of layout results as well as the excellent multi-CPU scalability of DRC and the high productivity of LVS debug make Synopsys the best physical implementation solution on the market for FinFET designs."

Synopsys' FinFET-ready Design Tools

Conventional approaches to continually shrink the conductive channel length of flat or planar transistors are facing serious limitations. In order to achieve acceptable switching performance, shorter conductive channel lengths tend to place additional burden on power and voltage. FinFET technology features non-planar (3D) transistor channels that wrap around a raised silicon "fin." FinFETs can be driven by a lower supply voltage and can switch transistors off completely, thereby reducing leakage and dynamic power consumption. Additionally, FinFETs can be switched on and off more rapidly, which increases maximum IC performance.

The shift from planar to FinFET-based 3D transistors is a significant change that requires close technical collaboration between tool developers, foundries and early adopters to deliver a strong solution. Synopsys' FinFET-ready IC Compiler physical design tool provides complete coverage for advanced routing rules and double patterning requirements. IC Validator has been enhanced to support all new FinFET-specific DRC checks, such as fin-to-fin spacing and fin-width. It can also extract new device parameters, such as the fin gate's series resistance and the impact of neighboring layout structures of a FinFET's electrical parameters.

"Having been successfully applied in early production designs using FinFET technology, IC Compiler and IC Validator are uniquely positioned as the silicon manufacturing industry moves to FinFET technology," said Antun Domic, senior vice president and general manager of Synopsys' Implementation Group. "We will continue to work with Achronix and other leading customers and foundries to maintain the demonstrated advantages of Synopsys in both design and verification applications."

Source: http://www.synopsys.com/

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Synopsys, Inc.. (2019, February 11). Achronix Utilizes Synopsys Implementation Solution for FinFET-Based Speedster22i SoCs. AZoNano. Retrieved on April 17, 2024 from https://www.azonano.com/news.aspx?newsID=27344.

  • MLA

    Synopsys, Inc.. "Achronix Utilizes Synopsys Implementation Solution for FinFET-Based Speedster22i SoCs". AZoNano. 17 April 2024. <https://www.azonano.com/news.aspx?newsID=27344>.

  • Chicago

    Synopsys, Inc.. "Achronix Utilizes Synopsys Implementation Solution for FinFET-Based Speedster22i SoCs". AZoNano. https://www.azonano.com/news.aspx?newsID=27344. (accessed April 17, 2024).

  • Harvard

    Synopsys, Inc.. 2019. Achronix Utilizes Synopsys Implementation Solution for FinFET-Based Speedster22i SoCs. AZoNano, viewed 17 April 2024, https://www.azonano.com/news.aspx?newsID=27344.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.