Posted in | News | Nanoelectronics

Valid Alternative to Reduce Variability Issues at 22nm and Below

CEA-LETI has demonstrated a breaking record for device matching characteristics with an AVt of around 1mV.µm, well below those obtained in bulk Si technologies, while still maintaining excellent Ion and Ioff characteristics. The threshold voltage variation (?Vt) of less than 40mV across wafer is also reported for 25nm gate length Fully Depleted SOI (FDSOI) devices using undoped channel and high-k and metal gates technology.

The work, carried out together with ST Microelectronics and SOITEC within the frame of the MEDEA+ DECISIF project, made use of the SOI process flow available in the CEA-LETI facilities in Grenoble. The device results indicated that the undoped channel FDSOI device with high-k/metal gate stack is a valid alternative to reduce variability issues at 22nm and below.

Comprehensive results of the influence of Si thickness, strain and process on the variability will be presented at the IEDM 2008 conference in December, where CEA-LETI will participate with over 10 papers on different aspects of nanotechnologies, advanced devices and process integration.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.