Quad-Core Silicon Built Around ARM Cortex-A17 Processor Implemented Using GLOBALFOUNDRIES’ 28nm-SLP Process Delivered

Cadence Design Systems, Inc., a leader in global electronic design innovation, and GLOBALFOUNDRIES, a leading provider of advanced semiconductor manufacturing technology, today announced the delivery of quad-core silicon built around the ARM® Cortex®-A17 processor implemented using GLOBALFOUNDRIES’ 28nm Super Low Power (28nm-SLP) process with High-k Metal Gate (HKMG) technology.

GLOBALFOUNDRIES utilized Cadence® tools exclusively to achieve 2.0GHz processor performance at typical operating conditions, which matched pre-silicon design performance predicted by Cadence Tempus™ Timing Signoff Solution analysis.

The Cadence tools used in this successful design include Encounter® Digital Implementation System, Encounter RTL Compiler, Quantus™ QRC Extraction Solution, Tempus Timing Signoff Solution, Encounter Conformal® Equivalence Checker, Physical Verification System and Litho Physical Analyzer. The flow incorporated physical IP technology from the ARM POP™ IP suite to leverage the full performance range of the 28nm-SLP process.

Based on the success of this design, Cadence and GLOBALFOUNDRIES have also completed the tapeout of a second chip using the latest ARM Cortex-A17 processor RTL, achieving a 23 percent single-core area reduction versus the previous tapeout, while meeting the 2.0GHz maximum frequency signoff target. The second tapeout included the full suite of ARM POP IP, including the optimized memory instances for Cortex-A17. In addition, the Cadence Voltus™ IC Power Integrity solution was used throughout the design of the next-generation quad-core tapeout to guide and validate the power grid and enable the implementation of advanced power shutoff technologies. Encounter Conformal Low Power was used to verify the power-intent specification for the design.

“Silicon to simulation correlation at 2.0GHz performance further validates the maturity of our 28nm-SLP process, which continues to deliver silicon-proven performance and power targets our high-volume mid-range mobile customers demand,” said Gregg Bartlett, senior vice president, Product Management Group at GLOBALFOUNDRIES. “We collaborated closely with Cadence and ARM to deliver these designs using our 28nm-SLP process, and our customers can reap the benefits when using the ARM Cortex-A17 processor and the Cadence design flow.”

“SoCs based on the ARM Cortex-A17 processor deliver premium cost-optimized performance for multiple devices including mainstream mobile and other consumer products that take advantage of the millions of software applications designed for 32-bit ARM-based cores,” said Dipesh Patel, executive vice president and general manager, physical design group, ARM. “The Cortex-A17 core is purpose-built for high performance within thermally restricted devices, and the partnership between ARM, Cadence and GLOBALFOUNDRIES enables designers to use it to meet an array of complex requirements. We also expect it to drive innovation in new applications such as high-end wearables.”

“The full Cadence suite with integrated signoff enabled GLOBALFOUNDRIES to deliver working silicon with high accuracy,” said Anirudh Devgan, senior vice president, Digital and Signoff Group, Cadence. “GLOBALFOUNDRIES can now offer an efficient process with an integrated Cadence flow that can allow designers to bring low-power, high-performance designs to the market within tight windows.”

GLOBALFOUNDRIES’ 28nm-SLP technology is ideally suited for the next generation of mobile devices and low power Internet of Things (IoT) solutions, enabling designs with faster processing speeds, smaller feature sizes, lower standby power and longer battery life. The technology is based on GLOBALFOUNDRIES’ "Gate First" approach to HKMG, which has been in volume production for nearly four years. The technology offers a combination of performance, power efficiency and cost that is ideally suited for the mobile and IoT market.

Source: http://www.cadence.com/

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Cadence Design Systems. (2019, February 11). Quad-Core Silicon Built Around ARM Cortex-A17 Processor Implemented Using GLOBALFOUNDRIES’ 28nm-SLP Process Delivered. AZoNano. Retrieved on October 27, 2020 from https://www.azonano.com/news.aspx?newsID=31775.

  • MLA

    Cadence Design Systems. "Quad-Core Silicon Built Around ARM Cortex-A17 Processor Implemented Using GLOBALFOUNDRIES’ 28nm-SLP Process Delivered". AZoNano. 27 October 2020. <https://www.azonano.com/news.aspx?newsID=31775>.

  • Chicago

    Cadence Design Systems. "Quad-Core Silicon Built Around ARM Cortex-A17 Processor Implemented Using GLOBALFOUNDRIES’ 28nm-SLP Process Delivered". AZoNano. https://www.azonano.com/news.aspx?newsID=31775. (accessed October 27, 2020).

  • Harvard

    Cadence Design Systems. 2019. Quad-Core Silicon Built Around ARM Cortex-A17 Processor Implemented Using GLOBALFOUNDRIES’ 28nm-SLP Process Delivered. AZoNano, viewed 27 October 2020, https://www.azonano.com/news.aspx?newsID=31775.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Submit