Freescale® Achieves 7X Turnaround Time Gain on Multiple 28nm Designs with Cadence® Innovus™ Implementation System

Cadence Design Systems, Inc. today announced that Freescale® Semiconductor has achieved a 7X gain in turnaround time with Cadence® Innovus™ Implementation System over its previous production environment while maintaining its quality of results.

The gains were achieved on multiple ~3M-instance 28-nanometer (nm) designs for networking applications, which will help the embedded processing solutions company significantly boost engineering productivity and accelerate time to market.

Freescale leveraged the Innovus Implementation System full-flow multi-objective technology that enables concurrent electrical and physical optimization, to avoid local optima while achieving excellent quality of results and comparable improvements in power, performance and area (PPA). The Innovus Implementation System is equipped with core algorithms that have been enhanced with pervasive multi-threading throughout the full flow, which provided Freescale with significant speedup on industry-standard hardware with 8 to 16 CPUs.

“We’ve tested the full Innovus Implementation System flow on some of our most congestion-challenged 28nm networking IP blocks and have achieved excellent results while seeing significant throughput improvements,” said Fares Bagh, vice president, hardware and architecture engineering in Freescale’s Digital Networking Group. “The new Cadence solution has enabled us to resolve our most difficult timing requirements, and we anticipate that our deployment will allow us to grow our IP block sizes and accelerate SoC-level design closure.”

“By achieving a 7X turnaround time gain, Freescale can deliver networking application designs to market faster and gain a leg up on the competition,” said Dr. Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. “The new advanced placement and optimization capabilities in the Innovus Implementation System enabled Freescale Semiconductor to readily hit their challenging design targets while also gaining a significant runtime advantage.”

The Innovus Implementation System is a massively parallel physical implementation solution that delivers best-in-class quality of results with unprecedented speed and capacity. For more information on the new solution, please visit www.cadence.com/news/innovus. Also, see today’s related press release titled, “Cadence Introduces Innovus Implementation System, Delivering Best-in-Class Results with Up to 10X Reduction in Turnaround Time,” at www.cadence.com/cadence/newsroom/press_releases/pages/pr.aspx?xml=031015_Innovus.

Source: http://www.cnrs.fr/

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Cadence Design Systems. (2019, February 11). Freescale® Achieves 7X Turnaround Time Gain on Multiple 28nm Designs with Cadence® Innovus™ Implementation System. AZoNano. Retrieved on October 27, 2020 from https://www.azonano.com/news.aspx?newsID=32285.

  • MLA

    Cadence Design Systems. "Freescale® Achieves 7X Turnaround Time Gain on Multiple 28nm Designs with Cadence® Innovus™ Implementation System". AZoNano. 27 October 2020. <https://www.azonano.com/news.aspx?newsID=32285>.

  • Chicago

    Cadence Design Systems. "Freescale® Achieves 7X Turnaround Time Gain on Multiple 28nm Designs with Cadence® Innovus™ Implementation System". AZoNano. https://www.azonano.com/news.aspx?newsID=32285. (accessed October 27, 2020).

  • Harvard

    Cadence Design Systems. 2019. Freescale® Achieves 7X Turnaround Time Gain on Multiple 28nm Designs with Cadence® Innovus™ Implementation System. AZoNano, viewed 27 October 2020, https://www.azonano.com/news.aspx?newsID=32285.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Submit