Cadence Innovus Implementation System Helps Spreadtrum Reduce Turnaround Time of Multi-Million-Cell 28nm IP Block

Cadence Design Systems, Inc. today announced that Spreadtrum Communications (Shanghai) Co., Ltd. utilized the new Cadence® Innovus™ Implementation System to dramatically reduce the turnaround time of a multi-million-cell 28-nanometer (nm) intellectual property (IP) block while delivering to its power, performance, and area (PPA) goals. Spreadtrum’s TAT for this IP block was reduced significantly while meeting the original PPA targets compared to its previous solution.

Spreadtrum’s turnaround time improvement and capacity gains resulted from rapid convergence on a high-quality placement optimization along with full-flow multi-threading enhancements in the Innovus Implementation System’s new GigaPlace placement engine. Multi-threading, which is pervasive throughout the Innovus Implementation System, enables optimal throughput on 8- and 16-CPU machines, which are common in today’s design server farms.

“The Innovus Implementation System significantly improved the runtime on a critical multi-million-cell IP core compared to our previous solution,” said Robin Lu, vice president of ASIC at Spreadtrum Communications. “With runtimes improved to deliver more than a million cells per day of implementation throughput, we can confidently drive our aggressive schedules in the increasingly competitive mobile device market while delivering excellent quality of results.”

“Spreadtrum’s designs are at the leading edge of complexity for mobile applications, where market windows are very short and hitting aggressive PPA targets with quick turnaround time is crucial,” said Dr. Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. “The Innovus Implementation System speeds these complex implementations by providing an excellent starting placement and then leveraging its massively multi-threaded optimization engines to close PPA targets with best-in-class turnaround times.”

The Innovus Implementation System is a next-generation physical implementation solution that enables system-on-chip (SoC) developers to deliver high-quality designs with best-in-class PPA while accelerating time to market. For more information on the Innovus Implementation System, please visit www.cadence.com/news/innovus. Also, see today’s related press release titled, “Cadence Introduces Innovus Implementation System, Delivering Best-in-Class Results with Up to 10X Reduction in Turnaround Time,” at www.cadence.com/cadence/newsroom/press_releases/pages/pr.aspx?xml=031015_Innovus.

Source: http://www.cadence.com/

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Cadence Design Systems. (2019, February 11). Cadence Innovus Implementation System Helps Spreadtrum Reduce Turnaround Time of Multi-Million-Cell 28nm IP Block. AZoNano. Retrieved on October 27, 2020 from https://www.azonano.com/news.aspx?newsID=32300.

  • MLA

    Cadence Design Systems. "Cadence Innovus Implementation System Helps Spreadtrum Reduce Turnaround Time of Multi-Million-Cell 28nm IP Block". AZoNano. 27 October 2020. <https://www.azonano.com/news.aspx?newsID=32300>.

  • Chicago

    Cadence Design Systems. "Cadence Innovus Implementation System Helps Spreadtrum Reduce Turnaround Time of Multi-Million-Cell 28nm IP Block". AZoNano. https://www.azonano.com/news.aspx?newsID=32300. (accessed October 27, 2020).

  • Harvard

    Cadence Design Systems. 2019. Cadence Innovus Implementation System Helps Spreadtrum Reduce Turnaround Time of Multi-Million-Cell 28nm IP Block. AZoNano, viewed 27 October 2020, https://www.azonano.com/news.aspx?newsID=32300.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Submit